A 10b 100MS/s 1.13mW SAR ADC with binary-scaled error compensation

@article{Liu2010A11,
  title={A 10b 100MS/s 1.13mW SAR ADC with binary-scaled error compensation},
  author={Chun-Cheng Liu and S. Chang and Guan-Ying Huang and Ying-Zu Lin and Chung-Ming Huang and Chih-Hao Huang and Linkai Bu and C. Tsai},
  journal={2010 IEEE International Solid-State Circuits Conference - (ISSCC)},
  year={2010},
  pages={386-387}
}
  • Chun-Cheng Liu, S. Chang, +5 authors C. Tsai
  • Published 2010
  • Engineering, Computer Science
  • 2010 IEEE International Solid-State Circuits Conference - (ISSCC)
In recent years, due to the improvements in CMOS technologies, medium resolution (8 to 10b) SAR ADCs have been able to achieve sampling rates of several tens of MS/s with excellent power efficiency and small area [1]–[4. [...] Key Result The ADC achieves 100MS/s while consuming only 1.13mW.Expand
View on IEEE
msicdt.ee.ncku.edu.tw
245 Citations
Highly Influential Citations
19
Background Citations
89
Methods Citations
63
Results Citations
1

245 Citations

Citation Type

Citation Type

A 14b 80 MS/s SAR ADC With 73.6 dB SNDR in 65 nm CMOS
  • 93
A 10b 50MS/s 820µW SAR ADC with on-chip digital calibration
  • 162
A 9.15mW 0.22mm2 10b 204MS/s pipelined SAR ADC in 65nm CMOS
  • 33
60-dB SNDR 100-MS/s SAR ADCs With Threshold Reconfigurable Reference Error Calibration
  • 18
  • Highly Influenced
A 10-b 750µW 200MS/s fully dynamic single-channel SAR ADC in 40nm CMOS
  • X. Tang, Long Chen, Jeonggoo Song, Nan Sun
  • Engineering, Computer Science
  • ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference
  • 2016
  • 9
A 0.011mm2 60dB SNDR 100MS/s reference error calibrated SAR ADC with 3pF decoupling capacitance for reference voltages
  • C. Chan, Yan Zhu, +4 authors R. Martins
  • Engineering, Computer Science
  • 2016 IEEE Asian Solid-State Circuits Conference (A-SSCC)
  • 2016
  • 6
Power and Bandwidth Scalable 10-b 30-MS/s SAR ADC
  • B. Lee
  • Physics, Computer Science
  • IEEE Transactions on Very Large Scale Integration (VLSI) Systems
  • 2015
  • 13
A 1.4-mW 10-Bit 150-MS/s SAR ADC With Nonbinary Split Capacitive DAC in 65-nm CMOS
  • 22
A 13-bit 0.005-mm2 40-MS/s SAR ADC With kT/C Noise Cancellation
  • 1
A 10b 200MS/s 0.82mW SAR ADC in 40nm CMOS
  • 18
...
1
2
3
4
5
...

References

SHOWING 1-6 OF 6 REFERENCES
An 820μW 9b 40MS/s Noise-Tolerant Dynamic-SAR ADC in 90nm Digital CMOS
  • 191
A 1.2V 4.5mW 10b 100MS/s Pipeline ADC in a 65nm CMOS
  • 50
A 0.92mW 10-bit 50-MS/s SAR ADC in 0.13μm CMOS process
  • 88
  • PDF
A 65fJ/Conversion-Step 0-to-50MS/s 0-to-0.7mW 9b Charge-Sharing SAR ADC in 90nm Digital CMOS
  • J. Craninckx, G. V. D. Plas
  • Engineering, Computer Science
  • 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers
  • 2007
  • 285
A 1.2-V 10-b 20-Msample/s nonbinary successive approximation ADC in 0.13-μm CMOS
  • ISSCC Dig. Tech. Papers, pp. 176-177, Feb., 2002,.
  • 2002
A 1.2-V 10-b 20-Msample/s nonbinary successive approximation ADC in 0.13-µm CMOS
  • ISSCC Dig. Tech. Papers
  • 2002