A 10.3-GS/s, 6-Bit Flash ADC for 10G Ethernet Applications

@article{Varzaghani2013A16,
  title={A 10.3-GS/s, 6-Bit Flash ADC for 10G Ethernet Applications},
  author={Aida Varzaghani and Athos Kasapi and Dimitri Loizos and Song-Hee Paik and Shwetabh Verma and Sotirios Zogopoulos and Stefanos Sidiropoulos},
  journal={IEEE Journal of Solid-State Circuits},
  year={2013},
  volume={48},
  pages={3038-3048}
}
This paper presents the design of a 40-nm CMOS 10.3-GS/s 6-bit Flash ADC used as the analog frontend of a universal DSP-based receiver that meets the requirements for all the NRZ 10G Ethernet (10GE) standards, for both fiber and copper channels. The 4-way interleaved ADC consists of a pair of frontend variable gain amplifiers (VGAs) driving four sets of track-and-hold (T/H) switches, followed by fine VGAs that drive 6-bit comparator arrays. A Wallace-tree adder is utilized as the thermometer-to… CONTINUE READING
Highly Cited
This paper has 25 citations. REVIEW CITATIONS
20 Citations
9 References
Similar Papers

Citations

Publications citing this paper.
Showing 1-10 of 20 extracted citations

References

Publications referenced by this paper.
Showing 1-9 of 9 references

A 12.5 Gb/s SerDes in 65 nm CMOS using a baudrate ADC with digital receiver equalization and clock recovery

  • M. Harwood
  • IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig…
  • 2007
1 Excerpt

The Design of CMOS Radio-Frequency Integrated Circuits

  • T. H. Lee
  • 1998
1 Excerpt

New encoding scheme for high-speed flash ADC’s

  • F. K. Kaess
  • Proc. IEEE ISCAS, 1997, vol. 1, pp. 5–8.
  • 1997
1 Excerpt

Similar Papers

Loading similar papers…