A 10-bit, 1.8-GS/s Time-Interleaved Pipeline ADC

  title={A 10-bit, 1.8-GS/s Time-Interleaved Pipeline ADC},
  author={V{\"a}in{\"o} Hakkarainen and Arto Rantala and Mikko Aho and Jaana Riikonen and David Gomes-Martin and Markku {\AA}berg and Kari Halonen},
  journal={2007 14th IEEE International Conference on Electronics, Circuits and Systems},
In this paper, a 10-bit, 1.8-GS/s time-interleaved analog-to-digital converter (ADC) is presented. The ADC employs 24 parallel 10-bit pipeline ADCs to reach the conversion rate of 1.8 GS/s. Sampling clocks are generated by a delay-locked loop (DLL), which includes a calibration of timing skew. Offset and gain error are calibrated in order to overcome the effects of device mismatch within a channel ADC. The ADC, implemented with a 0.35-mum BiCMOS, achieves an effective number of bits (ENOB) of 7… CONTINUE READING

From This Paper

Figures, tables, results, connections, and topics extracted from this paper.
3 Extracted Citations
12 Extracted References
Similar Papers

Citing Papers

Publications influenced by this paper.

Referenced Papers

Publications referenced by this paper.
Showing 1-10 of 12 references

A low-power multiplying DLL for low-jitter multigigahertz clock generation in highly integrated digital chips

  • R. Farjad-Rad
  • Solid-State Circuits, IEEE Journal of , Vol. 37…
  • 2002
1 Excerpt

Vertregt, “A 6-b 1.6-Gsample/s flash ADC in 0.18-μm CMOS using averaging termination,

  • M.P.C.S. Scholtens
  • Solid-State Circuits, IEEE Journal of,
  • 2002

Similar Papers

Loading similar papers…