A 10 b 120 MSamples/s multiple sampling, single conversion CMOS A/D converter for I/Q demodulator

@article{Eklund1996A1B,
  title={A 10 b 120 MSamples/s multiple sampling, single conversion CMOS A/D converter for I/Q demodulator},
  author={J. Eklund and R. Arvidsson},
  journal={1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC},
  year={1996},
  pages={294-295}
}
  • J. Eklund, R. Arvidsson
  • Published 1996
  • Physics
  • 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC
    • We present a filter that estimates the signals at time Tm=T(n+1/2), where T=1/fs. Then two filters are needed, one I- and one Q-filter. There exists a class of transversal filters that can be implemented in the sampling unit as an analog filter. The filtering is done in the sampling operation, and by decimating the signal to the base band the A/D conversion can be done at low speed. We have investigated the quality of an implementation in a double-metal single-poly 0.8 /spl mu/m CMOS-process. 
    View on IEEE
    doi.org
    5 Citations
    Methods Citations
    2

    Figures and Tables from this paper

    Figures and Tables

    5 Citations
    Citation Type

    Citation Type

    A multiple sampling, single A/D conversion technique for I/Q demodulation in CMOS
    • 39
    Assessment of a digital quadrature demodulator for a stepped frequency radar
    • M. Cope, A. Langman, M. Inggs
    • Computer Science
    • IGARSS 2003. 2003 IEEE International Geoscience and Remote Sensing Symposium. Proceedings (IEEE Cat. No.03CH37477)
    • 2003
    • 1
    Challenges in portable RF transceiver design
    • 172
    Next-generation RF circuits and systems
    • B. Razavi
    • Engineering, Computer Science
    • Proceedings Seventeenth Conference on Advanced Research in VLSI
    • 1997
    • 4
    Circuit design for low voltage wireless receiver with improved image rejection
    • 3

    References

    SHOWING 1-4 OF 4 REFERENCES
    A 10-bit 5-MS/s successive approximation ADC cell used in a 70-MS/s ADC array in 1.2-/spl mu/m CMOS
    • 60
    A 10-bit 5MS/s successive approximation ADC cell used in a 70MS/s ADC array in 1.2µm CMOS
    • IEEE Journal of Solid State Circuits
    • 1994
    A 10-bit 5MS/s successive approximation ADC cell used in a 7OMS/s ADC array in 1.2
    • CMOS,” IEEE Journal of SolidState Circuits,
    • 1994
    Swedish patent no
    • Swedish patent no