A 10-Gbps full-AES crypto design with a twisted BDD S-Box architecture

  title={A 10-Gbps full-AES crypto design with a twisted BDD S-Box architecture},
  author={Sumio Morioka and Akashi Satoh},
  journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems},
In this brief, we present a high-speed AES IP-core, which runs at 880 MHz on a 0.13-/spl mu/m CMOS standard cell library, and which achieves over 10-Gbps throughput in all encryption modes, including cipher block chaining (CBC) mode. Although the CBC mode is the most widely used and important, achieving such high throughput was difficult because pipelining and/or loop unrolling techniques cannot be applied. To reduce the propagation delays of the S-Box, the slowest function block, we developed… CONTINUE READING


Publications citing this paper.
Showing 1-10 of 10 extracted citations

Fast composite field S-box architectures for advanced encryption standard

ACM Great Lakes Symposium on VLSI • 2008
View 5 Excerpts
Highly Influenced

An area-efficient high-speed AES S-box method

Fifth International Workshop on System-on-Chip for Real-Time Applications (IWSOC'05) • 2005
View 9 Excerpts
Highly Influenced

A low-power and cost-effective AES chip design for healthcare devices

Proceedings of 2012 IEEE-EMBS International Conference on Biomedical and Health Informatics • 2012

Efficient architecture and implementations of AES

2010 3rd International Conference on Advanced Computer Theory and Engineering(ICACTE) • 2010

On-demand design service innovations

IBM Journal of Research and Development • 2004
View 3 Excerpts


Publications referenced by this paper.

Similar Papers

Loading similar papers…