A 10-Bit 800-MHz 19-mW CMOS ADC

@article{Chiang2013A18,
  title={A 10-Bit 800-MHz 19-mW CMOS ADC},
  author={Shiuh-Hua Wood Chiang and Hyuk Sun and Behzad Razavi},
  journal={2013 Symposium on VLSI Circuits},
  year={2013},
  pages={C100-C101}
}
A pipelined ADC employs charge-steering op amps to relax the trade-offs among speed, noise, and power consumption. Such op amps afford a fourfold increase in speed and a twofold reduction in noise for a given power consumption and voltage gain. Applying full-rate nonlinearity and gain error calibration, a prototype realized in 65-nm CMOS technology exhibits a Nyquist SNDR of 52.2 dB and draws 19 mW at 800 MHz. The ADC also demonstrates a new histogram-based background calibration technique. 
Highly Cited
This paper has 31 citations. REVIEW CITATIONS