A 1.3V 26mW 3.2GS/s undersampled LC bandpass ΣΔ ADC for a SDR ISM-band receiver in 130nm CMOS

@article{Beilleau2009A12,
  title={A 1.3V 26mW 3.2GS/s undersampled LC bandpass ΣΔ ADC for a SDR ISM-band receiver in 130nm CMOS},
  author={Nicolas Beilleau and Hassan Aboushady and Franck Montaudon and Andreia Cathelin},
  journal={2009 IEEE Radio Frequency Integrated Circuits Symposium},
  year={2009},
  pages={383-386}
}
This paper presents the implementation of an undersampled LC bandpass ΣΔ ADC with a raised-cosine feedback DAC. It directly converts after the LNA a signal centered in the ISM band at 2.442GHz with a sampling frequency of 3.256GHz. This circuit has been fabricated in a 130nm CMOS process, it occupies an area of 0.27mm2 and is operating at a supply voltage of 1.3V. The Signal-to-Noise and Distortion Ratios measured are 34dB, 37dB and 42dB for respective bandwidths of 25MHz, 10MHz and 1MHz. The… CONTINUE READING

Citations

Publications citing this paper.
SHOWING 1-10 OF 32 CITATIONS

References

Publications referenced by this paper.
SHOWING 1-10 OF 12 REFERENCES

Voinigescu. ”A Low- Noise 40-GS/s Continuous-Time Bandpass ADC Centered at 2 GHz for Direct Sampling Receivers

  • T. Chalvatzis, E. Gagnon, M. Repeta, S.P
  • IEEE Journal of Solid-State Circuits,
  • 2007
Highly Influential
6 Excerpts

Silva-Martinez. ”A 63 dB SNR, 75-mW Bandpass RF Σ∆ ADC at 950 MHz Using 3.8-GHz Clock in 0.25-m SiGe BiCMOS Technology

  • J.B.K. Thandri
  • IEEE Journal of Solid-State Circuits,
  • 2007
2 Excerpts

Similar Papers

Loading similar papers…