A 1.0-to-4.0GHz 65nm CMOS four-element beamforming receiver using a switched-capacitor vector modulator with approximate sine weighting via charge redistribution

@article{Soer2011A16,
  title={A 1.0-to-4.0GHz 65nm CMOS four-element beamforming receiver using a switched-capacitor vector modulator with approximate sine weighting via charge redistribution},
  author={Michiel C. M. Soer and E. Klumperink and B. Nauta and F. V. Vliet},
  journal={2011 IEEE International Solid-State Circuits Conference},
  year={2011},
  pages={64-66}
}
  • Michiel C. M. Soer, E. Klumperink, +1 author F. V. Vliet
  • Published 2011
  • Computer Science
  • 2011 IEEE International Solid-State Circuits Conference
  • Phased-array receivers provide two major benefits over single-antenna receivers [1]. Their signal-to-noise ratio (SNR) doubles for each doubling in the number of elements, resulting in extended range. Secondly, interferers can be rejected in the spatial domain for increased link robustness. These arrays can be implemented by phase shifting and summing the signals from antenna elements with uniform spacing. For accurate interference rejection, a phase shifter with uniform phase steps and… CONTINUE READING
    Analog and RF Interference Mitigation for Integrated MIMO Receiver Arrays
    • 22

    References

    Publications referenced by this paper.
    SHOWING 1-10 OF 13 REFERENCES
    A wideband beamformer for a phased-array 60GHz receiver in 40nm digital CMOS
    • 58
    • PDF
    A 52GHz Phased-Array Receiver Front-End in 90nm Digital CMOS
    • 88
    Unified Frequency-Domain Analysis of Switched-Series-$RC$ Passive Mixers and Samplers
    • 93
    • PDF
    A Scalable 6-to-18 GHz Concurrent Dual-Band Quad-Beam Phased-Array Receiver in CMOS
    • 32
    • PDF
    An X - and Ku - band 8 - Element Phased - Array Receiver in 0 . 18 - μ m SiGe BiCMOS Technology ”