A 1-Mbit CMOS dynamic RAM with a divided bitline matrix architecture

Abstract

A 1-Mb dynamic RAM has been fabricated using 1.2-/spl mu/m double-level metal CMOS technology. A novel divided bitline matrix architecture allows the conventional double-polysilicon planar memory cell to be used without sacrificing signal-to-noise (S/N) ratio or die efficiency. Optimized for high bandwidth, the device uses static column circuitry and a 256K… (More)

Topics

10 Figures and Tables

Slides referencing similar topics