A 1 . 6-GHz Dual Modulus Prescaler Using the Extended True-Single-Phase-Clock CMOS Circuit Technique ( E-TSPC )

@inproceedings{Soares1999A1,
  title={A 1 . 6-GHz Dual Modulus Prescaler Using the Extended True-Single-Phase-Clock CMOS Circuit Technique ( E-TSPC )},
  author={J. A. N. T. Soares and Wilhelmus A. M. Van Noije},
  year={1999}
}
The implementation of a dual-modulus prescaler (divide by 128/129) using an extension of the true-single-phase-clock (TSPC) technique, the extended TSPC (E-TSPC), is presented. The E-TSPC [1], [2] consists of a set of composition rules for single-phase-clock circuits employing static, dynamic, latch, dataprecharged, and NMOS-like CMOS blocks. The composition rules, as well as the CMOS blocks, are described and discussed. The experimental results of the complete dual-modulus prescaler… CONTINUE READING
Highly Cited
This paper has 94 citations. REVIEW CITATIONS

Citations

Publications citing this paper.
Showing 1-10 of 70 extracted citations

95 Citations

051015'00'03'07'11'15
Citations per Year
Semantic Scholar estimates that this publication has 95 citations based on the available data.

See our FAQ for additional information.

References

Publications referenced by this paper.
Showing 1-10 of 14 references

A 1.2 GHz CMOS dual-modulus prescaler using new dynamic D-type flip-flops

  • B. Chang, J. Park, W. Kin
  • IEEE J. Solid-State Circuits, vol. 31, pp. 749…
  • 1996
Highly Influential
15 Excerpts

E-TSPC: Extended true single-phase clock CMOS circuit technique

  • J. Navarro, W. Van Noije
  • inVLSI: Integrated Systems on Silicon, IFIP…
  • 1997
3 Excerpts

E-TSPC: Extended true single-phase-clock CMOS circuit technique for high speed applications

  • SBMICRO, J. Solid-State Devices Circuits, vol. 5…
  • 1997
3 Excerpts

Speed optimization of edge-triggered CMOS circuits for gigahertz single-phase clocks

  • Q. Huang, R. Rogenmoser
  • IEEE J. Solid-State Circuits, vol. 31, pp. 456…
  • 1996
3 Excerpts

A unified single - phase clocking schema for VLSI systems

  • J. Park B. Chang, W. Kin
  • IEEE J . Solid - State Circuits
  • 1990

A unified single-phase clocking schema for VLSI systems,”IEEE

  • M. Afghahi, C. Svensson
  • J. Solid-State Circuits, vol
  • 1990

Similar Papers

Loading similar papers…