500 Mb/s soft output Viterbi decoder

@article{Yeo2002500MS,
  title={500 Mb/s soft output Viterbi decoder},
  author={Engling Yeo and Stephanie Augsburger and Wm.R. Davis and Borivoje Nikolic},
  journal={Proceedings of the 28th European Solid-State Circuits Conference},
  year={2002},
  pages={523-526}
}
Two 8-state, 7-bit soft output Viterbi decoders matched to an EPR4 channel and a rate-8/9 convolutional code are implemented in 0.18µm CMOS technology. Architectural transformation of the add-compare-select structures and modification of the register exchange allow a high throughput with small area overhead. The 4mm2chip has been verified to decode at 500Mb/s with 1.8V supply. These decoders are used with Turbo codes, which have been demonstrated to achieve information rates very close to the… CONTINUE READING
Highly Cited
This paper has 24 citations. REVIEW CITATIONS

Citations

Publications citing this paper.
Showing 1-10 of 17 extracted citations

A High Throughput Low Power Soft-Output Viterbi Decoder

Gan Ouyang, Jun Ren, +21 authors Yu Nie
2010
View 20 Excerpts
Highly Influenced

Two bit-level pipelined viterbi decoder for high-performance UWB applications

2008 IEEE International Symposium on Circuits and Systems • 2008
View 4 Excerpts
Highly Influenced

A High-Throughput Maximum a Posteriori Probability Detector

IEEE Journal of Solid-State Circuits • 2008
View 4 Excerpts
Highly Influenced

A High-Throughput Maximum a posteriori Probability Detector

2007 IEEE Custom Integrated Circuits Conference • 2007
View 4 Excerpts
Highly Influenced

An FPGA Scalable Parallel Viterbi Decoder

2018 IEEE 12th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC) • 2018

WiLIS: Architectural modeling of wireless systems

(IEEE ISPASS) IEEE INTERNATIONAL SYMPOSIUM ON PERFORMANCE ANALYSIS OF SYSTEMS AND SOFTWARE • 2011

References

Publications referenced by this paper.
Showing 1-9 of 9 references

A new architecture for the fast Viterbi algorithm

IEEE Trans. Communications • 2003
View 1 Excerpt

A 210 Mb/s radix-4 bit-level pipelined Viterbi decoder

Yeung, J. M. Rabaey
Proc. IEEE ISSCC, San Francisco, CA, USA, pp.88-9, 344, 440, Feb 1995. • 1995
View 2 Excerpts

A 40 Mb/s soft-output Viterbi decoder

O. J. Joeressen, H. Meyr
IEEE JSSC, vol.30, no.7, pp.812-18, Jul. 1995. • 1995
View 3 Excerpts

A Viterbi algorithm with softdecision outputs and its applications

J. Hagenauer, P. Hoecher
Proc. IEEE GLOBECOM, pp. 47.11-47.17, Dallas, TX, Nov 1989. • 1989
View 1 Excerpt

Similar Papers

Loading similar papers…