500-MS/s 5-bit ADC in 65-nm CMOS With Split Capacitor Array DAC

  title={500-MS/s 5-bit ADC in 65-nm CMOS With Split Capacitor Array DAC},
  author={B. P. Ginsburg and A. P. Chandrakasan},
  journal={IEEE Journal of Solid-State Circuits},
A 500-MS/s 5-bit ADC for UWB applications has been fabricated in a 65-nm CMOS technology using no analog-specific processing options. The time-interleaved successive approximation register (SAR) architecture has been chosen due to its simplicity versus flash and its amenability to scaled technologies versus pipelined, which relies on operational amplifiers. Six time-interleaved channels are used, sharing a single clock operating at the composite sampling rate. Each channel has a split capacitor… CONTINUE READING
Highly Influential
This paper has highly influenced 25 other papers. REVIEW HIGHLY INFLUENTIAL CITATIONS
Highly Cited
This paper has 220 citations. REVIEW CITATIONS
154 Citations
29 References
Similar Papers


Publications citing this paper.
Showing 1-10 of 154 extracted citations

221 Citations

Citations per Year
Semantic Scholar estimates that this publication has 221 citations based on the available data.

See our FAQ for additional information.


Publications referenced by this paper.
Showing 1-10 of 29 references

A 1 GS/s 11 b time-interleaved ADC in 0.13 m CMOS

  • S. G. Gupta
  • IEEE ISSCC Dig. Tech. Papers, 2006, vol. 49, pp…
  • 2006
1 Excerpt

A 500 MS/s 5 b ADC in 65 nm CMOS

  • B. P. Ginsburg, A. P. Chandrakasan
  • Symp. VLSI Circuits Dig. Tech. Papers, 2006, pp…
  • 2006
1 Excerpt

A 90 nm CMOS 1.2 V 6b 1.2 GS/s twostep subranging ADC

  • P.M.F. Figueiredo
  • IEEE ISSCC Dig. Tech. Papers, 2006, pp. 568–569.
  • 2006

Similar Papers

Loading similar papers…