4-bit Bit-Slice Arithmetic Logic Unit for 32-bit RSFQ Microprocessors

@article{Tang20164bitBA,
  title={4-bit Bit-Slice Arithmetic Logic Unit for 32-bit RSFQ Microprocessors},
  author={Guang-Ming Tang and Kensuke Takata and Masamitsu Tanaka and Akira Fujimaki and Kazuyoshi Takagi and Naofumi Takagi},
  journal={IEEE Transactions on Applied Superconductivity},
  year={2016},
  volume={26},
  pages={1-6}
}
A 4-bit bit-slice arithmetic logic unit (ALU) for 32-bit rapid single-flux-quantum microprocessors was demonstrated. The proposed ALU covers all of the ALU operations for the MIPS32 instruction set. It processes bit-sliced 32-bit data that are divided into eight slices of 4 bits. The bit-slice approach simplifies the circuit structure and reduces the hardware cost. The ALU uses synchronous concurrent-flow clocking and consists of eight pipeline stages. It was implemented using the 1.0-μm Nb… 

Figures and Tables from this paper

Logic Design of a 16-bit Bit-Slice Arithmetic Logic Unit for 32-/64-bit RSFQ Microprocessors

TLDR
A 16-bit bit-slice arithmetic logic unit (ALU) is proposed for 32-/64-bit rapid single-flux-quantum microprocessors based on a Ladner–Fischer adder, which can be used for any 16 n-bit processing.

32 × 32-Bit 4-Bit Bit-Slice Integer Multiplier for RSFQ Microprocessors

A design of a 32 × 32-bit 4-bit bit-slice integer multiplier for rapid single-flux quantum microprocessors is shown. The multiplier carries out both signed and unsigned multiplication. It is designed

Logic Design of a 16-bit Bit-Slice Shifter for 64-bit RSFQ Microprocessors

TLDR
A logic-level simulation model based on the Open Dataset of CONNECT Cell Library for AIST ADP2 shows that the proposed 16-bit bit-slice shifter can work correctly and the information of RSFQ circuits can be obtained.

ERSFQ 8-Bit Parallel Arithmetic Logic Unit

TLDR
The 8-bit ERSFQ ALU design employs wave-pipelined instruction execution and features modular bit-slice architecture that is easily extendable to any number of bits and adaptable to current recycling.

qBSA: Logic Design of a 32-bit Block-Skewed RSFQ Arithmetic Logic Unit

TLDR
This paper proposes to increase the throughput of SFQ pipelines by redesigning the datapath to accept and operate on least-significant bits (LSBs) clock cycles earlier than more significant bits, and develops a block-skewed MIPS-compatible 32-bit ALU.

An 8-bit Bit-Slice TEA-Cryptographic Accelerator for 64-bit RSFQ Secure Coprocessors

TLDR
An 8-bit bit-slice TEA-cryptographic accelerator for 64-bit RSFQ secure coprocessors is proposed, based on Tiny Encryption Algorithm (TEA) and mainly consists of bit- slices adders and bit- slice shifters.

32-Bit ALU with Clockless Gates for RSFQ Bit-Parallel Processor

SUMMARY A 32-bit arithmetic logic unit (ALU) is designed for a rapid single flux quantum (RSFQ) bit-parallel processor. In the ALU, clocked gates are partially replaced by clockless gates. This

Bit-Slice Butterfly Processing Units for 64-Point RSFQ FFT Processors

TLDR
8-bit bit-slice butterfly processing units (BPUs) are proposed for 64-point rapid single-flux-quantum (RSFQ) fast Fourier transform processors based on radix-2, mixed-radix, and split-radIX algorithms, respectively.

Design and implementation of bit-parallel RSFQ shift register memories

TLDR
A shift register (SR) memory based on rapid single flux quantum (RSFQ) logic for bit-parallel access is proposed and shows higher bandwidth than bit-serial memory with the same capacity, especially for large capacity memory.

High-Speed Operation of Random-Access-Memory-Embedded Microprocessor With Minimal Instruction Set Architecture Based on Rapid Single-Flux-Quantum Logic

We present design and experimental results of a rapid single-flux-quantum (RSFQ) bit-serial microprocessor with reduced-size embedded random access memories (RAMs) and with a minimal instruction set,

References

SHOWING 1-10 OF 21 REFERENCES

Design and Implementation of a Pipelined Bit-Serial SFQ Microprocessor, ${\rm CORE}1\beta$

TLDR
4-stage pipelining and all functionalities of the CORE1beta8 microprocessors are demonstrated by on-chip high-speed tests.

Design and implementation of a pipelined 8 bit-serial single-flux-quantum microprocessor with cache memories

TLDR
A pipelined 8 bit-serial single-flux-quantum microprocessor integrating cache memories, called CORE1γ, has been designed and implemented and shows that the peak performance is estimated at 1000 million operations per second, and it is kept even during memory access as long as the cache memories hit.

Construction of an RSFQ 4-bit ALU with half adder cells

As part of the effort to develop a superconductive microprocessor, we constructed a rapid single flux quantum (RSFQ) 4-bit arithmetic and logic unit (ALU) in a pipelined structure. To speed up the

FLUX chip: design of a 20-GHz 16-bit ultrapipelined RSFQ processor prototype based on 1.75-/spl mu/m LTS technology

TLDR
The design and implementation of a single-chip microprocessor based on LTS Rapid Single-Flux-Quantum (RSFQ) technology is described, which will be able to operate at clock frequencies up to 20 GHz when implemented using TRW's 4 kA/cm/sup 2/, 1.75-/spl mu/m Nb-trilayer technology.

8-Bit Asynchronous Wave-Pipelined RSFQ Arithmetic-Logic Unit

TLDR
The design and functionality (low-speed) test results of the 8-bit ALU are presented and the target clock frequency of the ALU is 20 GHz.

Design and Implementation of a Fully Asynchronous SFQ Microprocessor: SCRAM2

TLDR
The SCRAM2 is an 8-bit bit-serial microprocessor with three-stage pipelining, with a basic microarchitecture similar to that of the previously designed synchronous microprocessor, CORE1alpha, with the estimated average performance of 577 MIPS.

Bit-Serial Single Flux Quantum Microprocessor CORE

TLDR
It was shown that the SFQ microprocessors had an advantage in a performance density to semiconductor's ones, which lead to the potential for constructing a high performance SFQ-circuit-based computing system.

Design of fast digit-serial adders using SFQ logic circuits

TLDR
A 4-bit digit-serial adder using the SRL 2.5kA/cm2 niobium standard process is designed and implemented and successfully tested with a bias margin of ± 15% at 25GHz.

Large-Scale Integrated Circuit Design Based on a Nb Nine-Layer Structure for Reconfigurable Data-Path Processors

TLDR
A large-scale integrated circuit (LSI) design of rapid single-flux-quantum (RSFQ) circuits and several reconfigurable data-path (RDP) processor prototypes based on the ISTEC Advanced Process (ADP2) are described and demonstrated.