3D Integration technology: Status and application development
@article{Ramm20103DIT, title={3D Integration technology: Status and application development}, author={P. Ramm and A. Klumpp and J. Weber and N. Lietaer and Maaike Taklo and W. D. Raedt and T. Fritzsch and P. Couderc}, journal={2010 Proceedings of ESSCIRC}, year={2010}, pages={9-16} }
As predicted by the ITRS roadmap, semiconductor industry development dominated by shrinking transistor gate dimensions alone will not be able to overcome the performance and cost problems of future IC fabrication. Today 3D integration based on through silicon vias (TSV) is a well-accepted approach to overcome the performance bottleneck and simultaneously shrink the form factor. Several full 3D process flows have been demonstrated, however there are still no microelectronic products based on 3D… CONTINUE READING
Figures, Tables, and Topics from this paper
69 Citations
Development of a stacked WCSP package platform using TSV (Through Silicon Via) technology
- Materials Science
- 2012 IEEE 62nd Electronic Components and Technology Conference
- 2012
- 25
3D Packaging Technology to Realize Miniaturization/High-Density and High-Performance Servers
- Computer Science
- 2017
- 2
- PDF
A chip-level post-CMOS via-last Cu TSV process for multi-layer homogeneous 3D integration
- Materials Science
- 2016 12th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME)
- 2016
- 3
Design considerations for three dimensional integrated circuits for aerospace applications
- Engineering
- 2016 IEEE Aerospace Conference
- 2016
- 2
Microtechnology management considering test and cost aspects for stacked 3D ICs with MEMS
- Computer Science, Engineering
- Micro + Nano Materials, Devices, and Applications
- 2018
Through-polymer-via for 3D heterogeneous integration and packaging
- Materials Science
- 2015 IEEE 17th Electronics Packaging and Technology Conference (EPTC)
- 2015
- 4
Carbon Based Materials Synthesis and Characterization for 3D Integrated Electronics
- Materials Science
- 2017
- PDF
Enhancing Lifetime Reliability Of Chip Multiprocessors Through 3D Resource Sharing
- Engineering
- 2013
- 1
- PDF
3-D Integration and Through-Silicon Vias in MEMS and Microsensors
- Materials Science
- Journal of Microelectromechanical Systems
- 2015
- 50
Electrical characterization of integrated passive devices using thin film technology for 3D integration
- Materials Science, Computer Science
- Journal of Zhejiang University SCIENCE C
- 2013
- 1
References
SHOWING 1-10 OF 12 REFERENCES
3D integration technologies
- Materials Science
- 2009 Symposium on Design, Test, Integration & Packaging of MEMS/MOEMS
- 2009
- 9
- PDF
3D IC products using TSV for mobile phone applications: An industrial perpective
- Engineering
- 2009 European Microelectronics and Packaging Conference
- 2009
- 10
Body surface backed flexible antennas and 3D Si-level integrated wireless sensor nodes for 17 GHz wireless body area networks
- Engineering
- 2009
- 5
8 Gb DDR3 DRAM using TSV Technology
- Proceed. IEEE ISSCC
- 2009
3D Through Silicon Via: Infrastructure and Markets
- TechSearch International
- 2010
Garrou, “3D Through Silicon Via: Infrastructure and Markets
- TechSearch International,
- 2010