32nm high-density high-speed T-RAM embedded memory technology

  title={32nm high-density high-speed T-RAM embedded memory technology},
  author={Rajesh Gupta and Farid Nemati and Scott Robins and K. Jian Yang and Vasudevan Gopalakrishnan and Joseph John Sundarraj and Rajesh Chopra and Rich Roy and Hyun-jin Cho and W. P. Maszara and Nihar Ranjan Mohapatra and John Wuu and Don Weiss and Sam Nakib},
  journal={2010 International Electron Devices Meeting},
Thyristor Random Access Memory (T-RAM) is an ideal candidate for application as an embedded memory due to its substantially better density vs. performance tradeoff and logic process compatibility [1–3]. T-RAM memory embedded in a 32nm logic process with read and write times of 1ns and a bit fail rate less than 0.5ppm is reported for the first time. T-RAM memory cell median read current of 250µA/cell at 1.2V with an Ion/Ioff current ratio of more than 108 is demonstrated at 105°C. Robust margins… CONTINUE READING
Highly Cited
This paper has 23 citations. REVIEW CITATIONS
16 Citations
1 References
Similar Papers


Publications citing this paper.
Showing 1-10 of 16 extracted citations


Publications referenced by this paper.

Die distribution of D0 fails at 105C for different T-RAM bit fail modes. Bit fails are limited by static retention, not dynamic disturb mod e D

  • S. Slesazeck at al
  • VLSI Tech. Sym
  • 2009
1 Excerpt

Similar Papers

Loading similar papers…