3-D Transient Analysis of TSV-Induced Substrate Noise: Improved Noise Reduction in 3-D-ICs With Incorporation of Guarding Structures

@article{Lin20143DTA,
  title={3-D Transient Analysis of TSV-Induced Substrate Noise: Improved Noise Reduction in 3-D-ICs With Incorporation of Guarding Structures},
  author={Leo Jyun-Hong Lin and Yih-Peng Chiou},
  journal={IEEE Electron Device Letters},
  year={2014},
  volume={35},
  pages={660-662}
}
Substrate coupling in 3-D-ICs using Cu through silicon vias (TSVs) is a predicament widely documented in recent literature. Yet, discussions remain limited to the electromagnetic framework, such that a complete understanding of noise propagation and absorption is hampered. This letter thoroughly examines these phenomena in the TSVs from the integrated perspectives of semiconductor physics and electromagnetic theory and investigates the noise reduction method using the combination of p+ guard… CONTINUE READING
11 Citations
8 References
Similar Papers

Citations

Publications citing this paper.
Showing 1-10 of 11 extracted citations

References

Publications referenced by this paper.
Showing 1-8 of 8 references

Handbook of 3D Integration

  • P. Garrow, C. Bower, P. Ramm
  • New York, NY, USA: Wiley
  • 2008
1 Excerpt

Experimental results and modeling techniques for substrate noise in mixed-signal integrated circuits,

  • D. K. Su
  • IEEE J. Solid-State Circuits,
  • 1993
1 Excerpt

Sentaurus Device Simulator [ Online ]

  • M. Ramdani Bendhia, E. Sicard
  • IEEE J . Solid - State Circuits

Similar Papers

Loading similar papers…