3 . 2 A 5 . 2 - GHz CMOS Receiver with 62 - dB Image Rejection Behzad

Abstract

A 5.2-GHz CMOS receiver employs a double downconversion heterodyne architecture with a local oscillator frequency of 2.6 GHz and applies offset cancellation to the baseband amplifiers. Placing the image around the zero frequency, the receiver achieves an image rejection of 62 dB with no external components while minimizing the flicker noise upconversion in the first mixing operation. Realized in a 0.25-pm digital CMOS technology, the circuit exhibits a noise figure of 6.4 dB, an IP3 of 15 dBm, and a voltage conversion gain of 43 dB while draining 24 mW from a 2.5-V supply.

Extracted Key Phrases

11 Figures and Tables

Cite this paper

@inproceedings{Razavi200032, title={3 . 2 A 5 . 2 - GHz CMOS Receiver with 62 - dB Image Rejection Behzad}, author={Behzad Razavi}, year={2000} }