27.1 A 12b 2GS/s dual-rate hybrid DAC with pulsed timing-error pre-distortion and in-band noise Cancellation Achieving >74dBc SFDR up to 1GHz in 65nm CMOS

Sorry, there's nothing here.

Cite this paper

@inproceedings{Su2016271A1, title={27.1 A 12b 2GS/s dual-rate hybrid DAC with pulsed timing-error pre-distortion and in-band noise Cancellation Achieving >74dBc SFDR up to 1GHz in 65nm CMOS}, author={Shiyu Su and Mike Shuo-Wei Chen}, booktitle={ISSCC}, year={2016} }