26.5 Adaptive clocking in the POWER9™ processor for voltage droop protection

  title={26.5 Adaptive clocking in the POWER9™ processor for voltage droop protection},
  author={Michael S. Floyd and Phillip Restle and Michael A. Sperling and Pawel Owczarczyk and Eric Fluhr and Joshua Friedrich and Paul Muench and Tim Diemoz and Pierce Chuang and Christos Vezyrtzis},
  journal={2017 IEEE International Solid-State Circuits Conference (ISSCC)},
Increasing transistor counts in modern processors can create instantaneous changes in current, driving nanosecond-speed supply voltage (VDD) droops that require extra guardband for correct product operation. The POWER9 processor uses an adaptive clock strategy to reduce timing margin needed during power supply droop events by embedding analog voltage-droop monitors (VDMs) that direct a digital phase-locked loop (DPLL) to immediately reduce clock frequency in response. 

From This Paper

Topics from this paper.
4 Citations
4 References
Similar Papers


Publications referenced by this paper.
Showing 1-4 of 4 references


  • A. Grenat
  • Pant, et al., “Adaptive Clocking System for…
  • 2014


  • K. Bowman
  • Tokunaga, et al., “A 22 nm All-Digital…
  • 2013
2 Excerpts


  • A. Drake
  • Senger, et al., “A Distributed Critical-Path…
  • 2008
2 Excerpts


  • D. Ernst
  • Kim, et al., ”Razor: A Low-Power Pipeline Based…
  • 2003
2 Excerpts

Similar Papers

Loading similar papers…