2.5 GHz CMOS power amplifier integrated with low loss matching network for WiMAX applications


Power device optimization techniques are systematically incorporated to increase the overall power amplifier (PA) performance in terms of gain, linearity, and power added efficiency (PAE). The prototype PA is implemented in a 130 nm MMRF CMOS process. The single-end PA at 2.5 GHz shows a gain of 31 dB, an output power of 21.4 dBm at the 1 dB compression… (More)

4 Figures and Tables


  • Presentations referencing similar topics