11.4 A 512Gb 3b/cell 64-stacked WL 3D V-NAND flash memory

@article{Kim2017114A5,
  title={11.4 A 512Gb 3b/cell 64-stacked WL 3D V-NAND flash memory},
  author={Chulbum Kim and Ji-Ho Cho and Woopyo Jeong and Il-Han Park and HyunWook Park and D. Kim and Dae-Woon Kang and Sung-Hoon Lee and J. Lee and Wontae Kim and Jiyoon Park and Yang-Lo Ahn and Seung-Bum Kim and Hyun-Jun Yoon and J. Yu and Nayoung Choi and Yelim Kwon and N. Kim and Hwajun Jang and Jonghoon Park and Seunghwan Song and Yongha Park and Jinbae Bang and Sang-ki Hong and Byunghoon Jeong and Hyunjin Kim and C. Lee and Young-Sun Min and Inryul Lee and In-Mo Kim and Sung-Hoon Kim and Dong-Kyu Yoon and Kisung Kim and Youngdon Choi and Moosung Kim and Hyunggon Kim and Pansuk Kwak and Jeong-Don Ihm and Dae-Seok Byeon and Kitae Park and Kyehyun Kyung},
  journal={2017 IEEE International Solid-State Circuits Conference (ISSCC)},
  year={2017},
  pages={202-203}
}
  • Chulbum Kim, Ji-Ho Cho, +41 authors Kyehyun Kyung
  • Published 2017
  • Engineering, Computer Science
  • 2017 IEEE International Solid-State Circuits Conference (ISSCC)
  • The advent of emerging technologies such as cloud computing, big data, the internet of things and mobile computing is producing a tremendous amount of data. In the era of big data, storage devices with versatile characteristics are required for ultra-fast processing, higher capacity storage, lower cost, and lower power operation. SSDs employing 3D NAND are a promising to meet these requirements. Since the introduction of 3D NAND technology to marketplace in 2014 [1], the memory array size has… CONTINUE READING
    57 Citations
    A 1Tb 4b/cell 64-stacked-WL 3D NAND flash memory with 12MB/s program throughput
    • 33
    A Novel NAND Flash Memory Architecture for Maximally Exploiting Plane-Level Parallelism
    • 1
    • PDF
    Three-Dimensional nand Flash for Vector–Matrix Multiplication
    • 16
    Architectural and Integration Options for 3D NAND Flash Memories
    • 17
    • PDF
    PEN: Design and Evaluation of Partial-Erase for 3D NAND-Based High Density SSDs
    • 13
    • PDF
    A flash memory controller for 15μs ultra-low-latency SSD using high-speed 3D NAND flash with 3μs read time
    • 30
    Array Architectures for 3-D NAND Flash Memories
    • 37

    References

    SHOWING 1-5 OF 5 REFERENCES
    7.1 256Gb 3b/cell V-NAND flash memory with 48 stacked WL layers
    • D. Kang, Woopyo Jeong, +27 authors J. Choi
    • Engineering, Computer Science
    • 2016 IEEE International Solid-State Circuits Conference (ISSCC)
    • 2016
    • 49
    19.5 Three-dimensional 128Gb MLC vertical NAND Flash-memory with 24-WL stacked layers and 50MB/s high-speed programming
    • Ki-Tae Park, J. Han, +42 authors J. Choi
    • Computer Science
    • 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC)
    • 2014
    • 38
    7.2 A 128Gb 3b/cell V-NAND flash memory with 1Gb/s I/O rate
    • Jae-Woo Im, Woopyo Jeong, +31 authors J. Choi
    • Engineering, Computer Science
    • 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers
    • 2015
    • 67
    Vertical cell array using TCAT(Terabit Cell Array Transistor) technology for ultra high density NAND flash memory
    • 295
    Novel operation schemes to improve device reliability in a localized trapping storage SONOS-type flash memory
    • C. Yeh, W. Tsai, +19 authors C. Lu
    • Physics
    • IEEE International Electron Devices Meeting 2003
    • 2003
    • 17