1 Integrated Scheduling and Allocation in High-Level Test

@inproceedings{Yang19971IS,
  title={1 Integrated Scheduling and Allocation in High-Level Test},
  author={SynthesisTianruo Yang},
  year={1997}
}
  • SynthesisTianruo Yang
  • Published 1997
| This paper presents a high-level test synthesis algorithm for operation scheduling and data path allocation. Data path allocation is achieved by a controllabili-ty/observability balance allocation technique which is based on testability analysis at register-transfer level. Scheduling, on other hand, is carried out by rescheduling transformations which change the default scheduling to improve testa-bility. Contrary to other works in which the scheduling and allocation tasks are performed… CONTINUE READING

From This Paper

Topics from this paper.
3 Citations
15 References
Similar Papers

References

Publications referenced by this paper.
Showing 1-10 of 15 references

Scheduling and allocation problems in high level syn- thesis

  • T. Kim
  • PhD thesis, Department of Computer Science…
  • 1993
Highly Influential
4 Excerpts

Rescheduling transformation for high level synthesis

  • C. A. Papachristou
  • Proceedings of the International Symposium on…
  • 1989
Highly Influential
4 Excerpts

Behavioral synthesis of highly testable data path in VLSI digital circuits

  • T. C. Lee
  • PhD thesis, Department of Electrical En…
  • 1993
Highly Influential
4 Excerpts

Similar Papers

Loading similar papers…