(AS)2: Accelerator synthesis using algorithmic skeletons for rapid design space exploration

@article{Fernando2015AS2AS,
  title={(AS)2: Accelerator synthesis using algorithmic skeletons for rapid design space exploration},
  author={Shakith Fernando and Mark Wijtvliet and Cedric Nugteren and Akash Kumar and Henk Corporaal},
  journal={2015 Design, Automation & Test in Europe Conference & Exhibition (DATE)},
  year={2015},
  pages={305-308}
}
Hardware accelerators in heterogeneous multiprocessor system-on-chips are becoming popular as a means of meeting performance and energy efficiency requirements of modern embedded systems. Current design methods for accelerator synthesis, such as High-Level Synthesis, are not fully automated. Therefore, time consuming manual iterations are required to explore efficient accelerator alternatives: the programmer is still required to think in terms of the underlying architecture. In this paper, we… CONTINUE READING

Similar Papers

Citations

Publications citing this paper.
SHOWING 1-5 OF 5 CITATIONS

Cross-Domain Modeling and Optimization of High-Speed Visual Servo Systems

  • 2018 15th International Conference on Control, Automation, Robotics and Vision (ICARCV)
  • 2018
VIEW 2 EXCERPTS
CITES BACKGROUND & METHODS

Dataflow-Based Design of Coarse-Grained Reconfigurable Platforms

  • 2016 IEEE International Workshop on Signal Processing Systems (SiPS)
  • 2016
VIEW 1 EXCERPT
CITES BACKGROUND

SPINE: From C loop-nests to highly efficient accelerators using Algorithmic Species

  • 2015 25th International Conference on Field Programmable Logic and Applications (FPL)
  • 2015
VIEW 1 EXCERPT
CITES METHODS

References

Publications referenced by this paper.
SHOWING 1-10 OF 10 REFERENCES

and J

M. Schmid, N. Apelt, F. Hannig
  • Teich, “An Image Processing Library for C-based High-level Synthesis,” in 24th International Conference on Field Programmable Logic and Applications (FPL). IEEE
  • 2014
VIEW 5 EXCERPTS
HIGHLY INFLUENTIAL

and R

J. Matai, D. Richmond, D. Lee
  • Kastner, “Enabling FPGAs for the Masses,” in First International Workshop on FPGAs for Software Programmers (FSP). ArXiv e-prints
  • 2014
VIEW 2 EXCERPTS

and H

S. Fernando, F. Siyoum, Y. He, A. Kumar
  • Corporaal, “MAMPSx: A Design Framework for Rapid Synthesis of Predictable Heterogeneous MPSoC’s,” in IEEE International Symposium on Rapid System Prototyping
  • 2013

High-Level Synthesis: Productivity, Performance, and Software Constraints

  • J. Electrical and Computer Engineering
  • 2012
VIEW 2 EXCERPTS

and S

G. Venkatesh, J. Sampson, N. Goulding-Hotta, S. K. Venkata, M. B. Taylor
  • Swanson, “QSCORES: Trading Dark Silicon for Scalable Energy Efficiency with Quasi-specific Cores,” in Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture. ACM
  • 2011
VIEW 1 EXCERPT

HLS Blue Book

M. Fingeroff
  • Xlibris Corporation
  • 2010
VIEW 1 EXCERPT

From application descriptions to hardware in seconds: a logic-based approach to bridging the gap

  • IEEE Transactions on Very Large Scale Integration (VLSI) Systems
  • 2004
VIEW 3 EXCERPTS