Corpus ID: 10010073

Électronique et transmission de l ’ information LOW VOLTAGE CHARGE PUMP CIRCUIT USING 0 . 18 μ m CMOS TECHNOLOGY

@inproceedings{Wei2013lectroniqueET,
  title={{\'E}lectronique et transmission de l ’ information LOW VOLTAGE CHARGE PUMP CIRCUIT USING 0 . 18 μ m CMOS TECHNOLOGY},
  author={K. C. Wei and M. S. Amin and M. Reaz and L. F. Rahman and J. Jalil},
  year={2013}
}
  • K. C. Wei, M. S. Amin, +2 authors J. Jalil
  • Published 2013
    • An enhanced charge pump circuit utilizing charge-transfer-switch (CTS) to direct charge flow with improved voltage pumping gain is proposed in this paper. The diodeconfigured output stage limitation is managed through the pumping of output stage by the clock of improved charge pump circuit. Using Mentor Graphics, the proposed charge pump circuit is designed in 0.18 μm CMOS process. It is able to pump an input voltage of 1.8 V to a measured output of 5.95 V through 20MHz clock signal with each… CONTINUE READING
    revue.elth.pub.ro
    1 Citations
    Background Citations
    1

    Figures and Tables from this paper

    Figures and Tables

    One Citation
    Citation Type

    Citation Type

    Design of low power and low phase noise current starved ring oscillator for RFID tag EEPROM
    • 1
    • PDF

    References

    SHOWING 1-10 OF 21 REFERENCES
    Design of charge pump circuit with consideration of gate-oxide reliability in low-voltage CMOS processes
    • 195
    • PDF
    Switched positive/negative charge pump design using standard CMOS transistors
    • 12
    Multi-Phase 1 GHz Voltage Doubler Charge Pump in 32 nm Logic Process
    • 68
    A new charge pump without degradation in threshold voltage due to body effect [memory applications]
    • 195
    • PDF
    On-chip high-voltage generation in MNOS integrated circuits using an improved voltage multiplier technique
    • 1,291
    Low-Ripple and Dual-Phase Charge Pump Circuit Regulated by Switched-Capacitor-Based Bandgap Reference
    • 36
    • PDF
    A single poly EEPROM cell structure for use in standard CMOS processes
    • 90
    Embeded EEPROM Memory Achieving Lower Power - New design of EEPROM memory for RFID tag IC
    • 34
    Highly Reliable 90-nm Logic Multitime Programmable NVM Cells Using Novel Work-Function-Engineered Tunneling Devices
    • 29
    and Z
    • Wang, Ultra-Low-Voltage Low-Power Charge Pump for Solar Energy Harvesting System, International Conference on Communications, Circuits and System (ICCCAS), California, USA, 23–25 July
    • 2009