Corpus ID: 27354259

` 4-Bit Fast Adder Design : Topology and Layout with Self-Resetting Logic for Low Power VLSI Circuits

  title={` 4-Bit Fast Adder Design : Topology and Layout with Self-Resetting Logic for Low Power VLSI Circuits},
  author={R. Uma},
  • R. Uma
  • Published 2011
  • Dynamic logic families offer good performance over traditional CMOS logic. This is due to the comparatively high noise margins coupled with the ease of implementation. The main drawbacks of dynamic logic circuits are lack of design automation, charge sharing, feedthrough, charge leakage, singleevent upsets, etc. But these draw backs can be eliminated using domino and NORA circuits but still lacks in the application of clock distribution grid and routing to dynamic gates that presents a problem… CONTINUE READING
    18 Citations

    Figures and Tables from this paper.

    Design of Area optimized High Speed Adder Circuits in Self Resetting Logic Style
    • 1
    • PDF
    New low power delay element in self resetting logic with modified Gated Diffusion Input technique
    • 2
    Performance evaluation of full adders in ASIC using logical effort calculation
    • R. Uma, P. Dhavachelvan
    • Computer Science
    • 2013 International Conference on Recent Trends in Information Technology (ICRTIT)
    • 2013
    • 1
    • 3
    • PDF
    Analysis & implementation of ultra low-power 4-bit CLA in subthreshold regime
    • 1
    Area, Delay And Power Comparison Of Adder Topologies
    • 133
    • PDF


    Performance of CMOS differential circuits
    • 110
    Self-reset logic for fast arithmetic applications
    • M. Litvin, S. Mourad
    • Computer Science
    • IEEE Transactions on Very Large Scale Integration (VLSI) Systems
    • 2005
    • 15
    Clock-delayed domino for adder and combinational logic design
    • G. Yee, C. Sechen
    • Computer Science
    • Proceedings International Conference on Computer Design. VLSI in Computers and Processors
    • 1996
    • 52
    Issues in the design of domino logic circuits
    • 61
    • PDF
    A localized self-resetting gate design methodology for low power
    • W. Kim, Y. Kim
    • Computer Science
    • Proceedings of the 44th IEEE 2001 Midwest Symposium on Circuits and Systems. MWSCAS 2001 (Cat. No.01CH37257)
    • 2001
    • 11
    • Highly Influential
    Skip Techniques for High-Speed Carry-Propagation in Binary Arithmetic Units
    • 179
    New generation of predictive technology model for sub-45nm design exploration
    • Wei Zhao, Yu Cao
    • Engineering, Computer Science
    • 7th International Symposium on Quality Electronic Design (ISQED'06)
    • 2006
    • 486
    250 - MHz wave pipelined adder in 2 - μm CMOS
    • IEEE Journal of Solid - State Circuits
    • 1994
    Chapell, "Self resseting logic and incrementer
    • in Proc. IEEE Int. Symp. VLSI Circuits,
    • 1996
    Self resseting logic and incrementer " in
    • Proc . IEEE Int . Symp . VLSI Circuits
    • 1996