$f_{\max}$ Improvement by Controlling Extrinsic Parasitics in Circuit-Level MOS Transistor

@article{Jhon2009f\_maxIB,
  title={\$f\_\{\max\}\$ Improvement by Controlling Extrinsic Parasitics in Circuit-Level MOS Transistor},
  author={Heesauk Jhon and Jaeho Lee and Byoungchan Oh and I. Song and Yeonam Yun and Byung-Gook Park and Jong-Duk Lee and Hyungcheol Shin},
  journal={IEEE Electron Device Letters},
  year={2009},
  volume={30},
  pages={1323-1325}
}
In this letter, <i>f</i> <sub>max</sub> improvement of a circuit-level radio-frequency (RF) transistor with systematic layout variations is presented in deep-submicrometer CMOS technology. We confirmed that the circuit-level MOS transistor has a tradeoff among the extrinsic capacitive and resistive parasitics (<i>C</i> <sub>gd</sub>, <i>C</i> <sub>gs</sub>, and <i>Rg</i>) on circular gate metal layers. Furthermore, it reduces the extrinsic <i>C</i> <sub>gd</sub> and <i>Rg,</i> which have great… Expand

Figures and Tables from this paper

Effect of Device Layout on the Stability of RF MOSFETs
  • Yongho Oh, J. Rieh
  • Engineering
  • IEEE Transactions on Microwave Theory and Techniques
  • 2013
<?Pub Dtl?>In this paper, the stability of RF MOSFETs is investigated in terms of the stability-factor (<formula formulatype="inline"><tex Notation="TeX">$k$</tex> </formula>-factor) for variousExpand
Circuit Level Layout Optimization of MOS Transistor for RF and Noise Performance Improvements
In this paper, circuit level analysis of the high frequency and low noise performance of an RF CMOS device with Leff= 36 nm is performed using various layout schemes. By using the modelingExpand
Noise figure improvement by controlling wiring effects in RF low noise amplifiers
In this letter, we evaluate the noise figure (NF) improvement that results from controlling the parasitic gate resistance of a radio-frequency (RF) low noise amplifier (LNA). By optimizing the numberExpand
Decrease of Parasitic Capacitance for Improvement of RF Performance of Multi-finger MOSFETs in 90-nm CMOS Technology
In this paper, the RF characteristics of multi-finger MOSFETs were improved by decreasing the parasitic capacitance in spite of increased gate resistance in a 90-nm CMOS technology. Two types ofExpand
Modeling the Impact of Multi-Fingering Microwave MOSFETs on the Source and Drain Resistances
Modern MOSFETs operated at high frequencies are designed and fabricated using a multi-fingered structure to enhance performance, especially to reduce gate resistance. However, even though theExpand
Design optimization of RF low noise amplifier in twin‐well CMOS process
TLDR
An optimization technique aiming to improve gain and noise performances simultaneously, through the design of a cost-effective low noise amplifier (LNA) in a mixed-signal CMOS process without an RF triple-well option is presented. Expand
Revisited RF Compact Model of Gate Resistance Suitable for High-K/Metal Gate Technology
State-of-the-art compact models of gate access resistance are investigated and compared with RF measurements for 28-nm high-k/metal gate MOS transistors. This work shows that the usual lumped gateExpand
Extension of 0.18µm standard CMOS technology operating range to the microwave and millimetre-wave regime
There is an increasing interest in building millimetre-wave circuits on standard digital complementary metal oxide semiconductor (CMOS) technology for applications such as wireless local areaExpand
Analysis of thermal noise and noise reduction in CMOS device
  • M. Archanaa, K. Balamurugan
  • Engineering
  • 2014 International Conference on Green Computing Communication and Electrical Engineering (ICGCCEE)
  • 2014
Advanced CMOS technology assures CMOS device as a good choice for physical realization of RF applications. But as scaling progresses, noise and short channel effect start to deteriorate the deviceExpand
Impact of multi-finger geometry on the extrinsic parasitic resistances of microwave MOSFETs
Multi-Finger MOSFETs are used to decrease the gate resistance in order to improve microwave-operation figures-of-merit such as the maximum frequency of oscillation. Even though the effect ofExpand
...
1
2
...

References

SHOWING 1-10 OF 11 REFERENCES
Wiring Effect Optimization in 65-nm Low-Power NMOS
This letter investigates the wiring effect on RF performance in advanced 65-nm low-power CMOS technology. New designs are proposed to minimize the parasitic resistances and capacitances associatedExpand
Gate layout and bonding pad structure of a RF n-MOSFET for low noise performance
Several 0.35 /spl mu/m n-MOSFETs with different gate geometry were analyzed to maximize the RF performance, after that the pads were shielded to ground to reduce the noise contribution of pads. TheExpand
A 90-GHz voltage-controlled oscillator with a 2.2-GHz tuning range in a 130-nm CMOS technology
  • C. Cao, K. O
  • Materials Science
  • Digest of Technical Papers. 2005 Symposium on VLSI Circuits, 2005.
  • 2005
A 90-GHz LC-resonator based voltage-controlled oscillator (VCO) is fabricated in a 130-nm foundry CMOS process. The core transistor structure has been optimized to reduce parasitic capacitances. AnExpand
2.4 GHz ISM-Band Receiver Design in a 0.18 $\mu{\hbox{m}}$ Mixed Signal CMOS Process
This letter presents the design and measurement results of a fully integrated CMOS receiver front-end and voltage controlled oscillator (VCO) for 2.4 GHz industrial, scientific and medical (ISM)-bandExpand
Millimeter-wave CMOS design
This paper describes the design and modeling of CMOS transistors, integrated passives, and circuit blocks at millimeter-wave (mm-wave) frequencies. The effects of parasitics on the high-frequencyExpand
Small-signal substrate resistance effect in RF CMOS identified through device simulations
An anomalous dip in the measured s/sub 22/ characteristic, as well as a decrease in the output resistance, of MOS devices for rf applications was found to be a pure ac effect caused by theExpand
60-GHz PA and LNA in 90-nm RF-CMOS
60-GHz power (PA) and low-noise (LNA) amplifiers implemented in a 90-nm RF-CMOS process with thick 9-metal layer copper backend and transistor fT/fmax of 140GHz/170GHz are reported. The PA operatesExpand
Millimeter-Wave Devices and Circuit Blocks up to 104 GHz in 90 nm CMOS
TLDR
A hybrid mm-wave modeling technique was developed to extend the validity of the device compact models up to 100 GHz and resulted in the design of a customized 90 nm device layout which yields an extrapolated of 300 GHz from an intrinsic device. Expand
Systematic Transistor and Inductor Modeling for Millimeter-Wave Design
TLDR
A simulation-based modeling methodology is proposed that provides greater flexibility in the design and layout of millimeter-wave CMOS circuits than measurement- based models do and new layout techniques are introduced that exploit these capacitances to improve the circuit performance. Expand
A simple and analytical parameter-extraction method of a microwave MOSFET
A simple and accurate parameter-extraction method of a high-frequency small-signal MOSFET model including the substrate-related parameters and nonreciprocal capacitors is proposed. Direct extractionExpand
...
1
2
...