Learn More
In conventional digital VLSI design, one usually assumes that a usable circuit/system should always provide definite and accurate results. But in fact, such perfect operations are seldom needed in our non digital worldly experiences. The world accepts " analog computation, " which generates " good enough " results rather than totally accurate results [1].(More)
—Content addressable memory (CAM) offers high-speed search function in a single clock cycle. Due to its parallel match-line (M L) comparison, CAM is power-hungry. Thus, robust, high-speed and low-power M L sense amplifiers are highly sought-after in CAM designs. In this paper, we introduce a parity bit that leads to 39% sensing delay reduction at a cost of(More)
In a Content Addressable Memory (CAM) architec­ ture, both the match-line (M L) sensing circuit and the priority encoder (PE) contribute significantly large delays during a com­ pare cycle. Meanwhile the priority encoder consumes significantly less energy when compared to the sensing circuits, i.e. rv 1 % of the overall energy consumption. Based on this(More)