Zhang Jicun

We don’t have enough information about this author to calculate their statistics. If you think this is an error let us know.
Learn More
A low-power parallel-to-serial conversion circuit for CMOS image sensors (CIS) aimed for high-data-rate and power-restricted applications, is introduced in this paper. Parallel data are scanned and serialized by the delay-locked loop (DLL)-based pulse generator, wired-AND circuit and a current-mode amplifier. Unlike the conventional parallel-to-serial(More)
  • 1