Yutaka Kono

We don’t have enough information about this author to calculate their statistics. If you think this is an error let us know.
Learn More
SUMMARY This paper presents a scalable FPGA/ASIC implementation architecture for high-speed parallel table-lookup-coding using multi-ported content addressable memory, aiming at facilitating effective table-lookup-coding solutions. The multi-ported CAM adopts a Flexible Multi-ported Content Addressable Memory (FMCAM) technology, which represents an(More)
  • 1