Yursun Hsu

We don’t have enough information about this author to calculate their statistics. If you think this is an error let us know.
Learn More
As the number of processor on a single chip grows, communication efficiency may dominate the performance of parallel programming. Achieving high throughput communication is a clear goal. In this paper, a novel 4-stage pipelined router is proposed for 3-stage Clos network and its corresponding network interface (NI). The proposed structure is built in DE3(More)
  • 1