Learn More
System level design for many-core chips includes general system architecture design, MPSoC design as a set of nodes and their interconnection. It requires adequate models and methodology to estimate MPSoC interconnection characteristics in complexity and power consumption to make decisions at the system level design stage of an MPSoC project. To determine(More)
The paper presents the architecture of the high performance prospective processing SoC with communication protocol SpaceWire as the Next Generation DSP Multi-core Processor for Onboard Payload Data Processing Applications. DSP Multi-core processor continues processors road map which begins from dual cores processor 0.25-u MC-24R from (chipset " MCFLIGHT ")(More)
An ability of faults mitigation becomes one of the main requirements for network-on-chip (NoC) embedded systems that are manufactured with thin design rules. Other requirements are for area, power consumption and QoS. Altogether these requirements lead to inconsistencies in NoC development process. In this paper we discuss approaches for resolving this(More)
SpaceWire is a modern communication network, proposed for spacecraft and aircraft applications. SpaceWire supports packet transmission, time codes broadcasting and interrupts distributing. The aim of the work, presented in the paper, is to make these capabilities accessible for a wide range of networked Linux applications, running at Linux-based SpaceWire(More)