Yukihiko Shimazu

  • Citations Per Year
Learn More
This paper describes the microarchitecture of the 32bit superscalar microprocessor GMICR01400 with simple prejump mechanisms and its performance evaluation. GMICR01400 has six stages of instruction execution pipeline and implements a dynamic branch prediction scheme, executing jump instructions in early stages. For dynamic branch predictions, GMICROI400(More)
  • 1