Author pages are created from data sourced from our academic publisher partnerships and public sources.
Share This Author
Predictive Modeling of the NBTI Effect for Reliable Design
- S. Bhardwaj, Wenping Wang, R. Vattikonda, Yu Cao, S. Vrudhula
- EngineeringIEEE Custom Integrated Circuits Conference
- 1 September 2006
This paper presents a predictive model for the negative bias temperature instability (NBTI) of PMOS under both short term and long term operation. Based on the reaction-diffusion (R-D) mechanism,…
The Impact of NBTI Effect on Combinational Circuit: Modeling, Simulation, and Analysis
- Wenping Wang, Shengqi Yang, S. Bhardwaj, S. Vrudhula, Frank Liu, Yu Cao
- EngineeringIEEE Transactions on Very Large Scale Integration…
- 1 February 2010
This paper develops a hierarchical framework for analyzing the impact of NBTI on the performance of logic circuits under various operation conditions, such as the supply voltage, temperature, and node switching activity, and proposes an efficient method to predict the degradation of circuit speed over a long period of time.
Modeling and minimization of PMOS NBTI effect for robust nanometer design
- R. Vattikonda, Wenping Wang, Yu Cao
- Engineering43rd ACM/IEEE Design Automation Conference
- 24 July 2006
A predictive model is developed for the degradation of NBTI in both static and dynamic operations and key insights are obtained for the development of robust design solutions.
New paradigm of predictive MOSFET and interconnect modeling for early circuit simulation
- Yu Cao, Takashi Sato, M. Orshansky, D. Sylvester, C. Hu
- Computer Science, EngineeringProceedings of the IEEE Custom Integrated…
A new paradigm of predictive MOSFET and interconnect modeling is introduced to specifically address SPICE compatible parameters for future technology generations and comparisons with published data and 2D simulations are used to verify this predictive technology model.
Compact Modeling and Simulation of Circuit Reliability for 65-nm CMOS Technology
- Wenping Wang, V. Reddy, A. Krishnan, R. Vattikonda, S. Krishnan, Yu Cao
- EngineeringIEEE Transactions on Device and Materials…
- 26 December 2007
A unified approach that directly predicts the change of key transistor parameters under various process and design conditions for both NBTI and CHC effects is presented, and it is demonstrated that the proposed method very well predicts the degradation.
New generation of predictive technology model for sub-45nm design exploration
A new generation of predictive technology model (PTM) of bulk CMOS for 130nm to 32nm technology nodes is successfully generated and correctly captures process sensitivities in the nanometer regime.
New Generation of Predictive Technology Model for Sub-45 nm Early Design Exploration
A predictive MOSFET model is critical for early circuit design research. To accurately predict the characteristics of nanoscale CMOS, emerging physical effects, such as process variations and…
Recognize Human Activities from Partially Observed Videos
- Yu Cao, D. P. Barrett, Song Wang
- Computer ScienceIEEE Conference on Computer Vision and Pattern…
- 23 June 2013
A new method that can recognize human activities from partially observed videos in the general case by dividing each activity into multiple ordered temporal segments and applying sparse coding to derive the activity likelihood of the test video sample at each segment is proposed.
Synaptojanin Is Recruited by Endophilin to Promote Synaptic Vesicle Uncoating
Optimizing Loop Operation and Dataflow in FPGA Acceleration of Deep Convolutional Neural Networks
This work systematically explore the trade-offs of hardware cost by searching the design variable configurations, and proposes a specific dataflow of hardware CNN acceleration to minimize the memory access and data movement while maximizing the resource utilization to achieve high performance.