Learn More
Guidelines for designing multi-input multi-output counters, based on a single-electron transistor (SET) logic gate family, are presented. A counter consisting of an inverting adder, latched(More)