We don’t have enough information about this author to calculate their statistics. If you think this is an error let us know.
Learn More
This’paper presents the design and the experimental measurements of a 5 GHz diyide-by4 prescaler for 802.11a and HiperLAN2 applications. The presented circuit is implemented in a 0.25pm BiCMOS Si& process from STMicmelectronics. The prescaler is optimized fur low power operation. It uses a Synchronized Ring Oscillator architecture based on WO loti-\wltage(More)
  • 1