Y. Adakura

We don’t have enough information about this author to calculate their statistics. If you think this is an error let us know.
Learn More
As processor performance is reaching the level of executing a single instruction in 1 ns, long memory latencies have become a critical problem, because a single memory access could stall the execution of hundreds of instructions. A recently announced channeled-DRAM approaches this problem by integrating a small low-latency buffer, called "channels", in(More)
  • 1