Learn More
Interconnect delay is becoming a major roadblock to FPGA performance with technology scaling and growing chip sizes. Globally Asynchronous Locally Synchronous (GALS) design is considered a potential solution to this issue. An important design decision in building a GALS FPGA architecture is to determine the appropriate GALS island size. A large GALS island(More)
This paper proposes GAPLA: a Globally Asynchronous Locally Synchronous Programmable Logic Array architecture. The whole FPGA area is divided into locally synchronous blocks wrapped with asynchronous I/O interfaces. Data communications between synchronous blocks are controlled by 2-phase handshaking signals under bundled-data delay assumption. The size and(More)
The evolution of increased competitive ability (EICA) hypothesis proposes that invasive species evolve decreased defense and increased competitive ability following natural enemy release. Previous studies have found evidence both for and against EICA. The resource-enemy release hypothesis (R-ERH) suggests that fast-growing species may experience stronger(More)