Learn More
This paper presents a novel scheme for IF digital software radio receiver application, which integrates a high performance A/D converter and high-speed digital down converter (DDC) block into a SoC (system on chip) based on 32-bit RISC CPU. The proposed design can transform intermediate frequency (IF) analog signal to baseband digital signal and realize the(More)
A simple low power current sensor for DC-DC converters is presented in this paper. The proposed current sensor is designed without using amplifier. This greatly reduces the power consumption and significantly saves silicon area. Simulation shows less than 20uA total current consumption can be achieved by using this structure. The performance of this design(More)
An ESD clamp protection structure with current mirror for capacitor boosting was proposed in this paper. For the power rail protection, silicon-control-rectifier (SCR) is a better choice than the BIGFET as main ESD clamp device, which can provide better ESD robustness with smaller area and lower leakage current. The area of protection structure is reduced(More)
A closed-loop controlled interface IC on the principle of force-balance for differential-capacitive sensor system is presented in this work. Signal buffer immune for the parasitic capacitors is introduced to reduce the signal attenuation. A novel PID compensation block is designed to enhance the stability of the system with extremely high gain for accuracy,(More)
  • 1