Learn More
paper proposes an analog-digital mix-mode low power IC architecture inside the wireless endoscopic capsule, which assures that the capsule can implement the diagnoses of whole human digestive tract and provides real time endoscopic image monitoring. A new low complexity and low power digital IC design inside the wireless endoscopic capsule is discussed in(More)
Today's high performance embedded computing applications are posing significant challenges for processing throughout. Traditionally, such applications have been realized on application specific integrated circuits (ASICs) and/or digital signal processors (DSP). However, ASICs' advantage in performance and power often could not justify the fast increasing(More)
This paper presents a new approach for near-lossless and lossless image compression in digital colorful image sensors with Bayer color filter arrays (CFAs). In this approach, the captured CFA raw data is firstly transformed from quincunx shape to rectangular shape and then smoothed by a low-pass filter. Lastly, the filtered data are compressed directly(More)
State-of-the-art endoscopy systems require electronics allowing for real-time, bidirectional data transfer. Proposed are 2.4-GHz low-power transceiver analog front-end circuits for bidirectional high data rate wireless telemetry in medical endoscopy applications. The prototype integrates a low-IF receiver analog front-end [low noise amplifier (LNA), double(More)
This paper proposes a micro-system design for the wireless endoscopic capsule, which assures that the capsule has small size(less than 25mm<sup>*</sup>10mm), can implement the diagnoses of whole human digestive tract and provide real time endoscopic image monitoring. The designs of two core hardware parts inside the capsule, low power analog-digital(More)
In this work, we present two Key-Policy Attribute-Based Encryption (ABE) schemes for some subclass of circuits based on the Learning with Error (LWE) assumption. Our constructions are selectively secure in the standard model. More specifically, our first construction supports a subclass of circuits with polynomially bounded depth. We call this subclass the(More)