Wujian Zhang

Learn More
This paper presents an architectural enhancement to reduce the power consumption of the block-matching motion estimation. Our approach is based on a novel early-jump-out technique for the computation of block-matching error. Augmenting it to the conventional systolic-architecture-based VLSI engine drastically eliminates unnecessary computations. A rough(More)
  • 1