William Keshlear

Learn More
1 BACKGROUND In a previous issue, we described a study of translation buffer performance undertaken in conjunction with the design of a memory management unit for a new 32 bit microprocessor [Alex85b]. This work produced generalized results via trace-driven simulations. The address reference traces were obtained from typical multitasking UNIX workloads and(More)
I BACK6ROUNO Durin9 the design of i memory menagement unK for a new 32 bit microprocessor (32 bit address & data), we were confounded by the lack of general & credible trenslaUon buffer (TB) performance evaluations. That led Lo this study, which we hope can benefit other designers. Although our evaluaUon is from s 32 bit, VLSI, and UNIX" perspective, mosL(More)
  • 1