#### Filter Results:

- Full text PDF available (9)

#### Publication Year

1977

2017

- This year (1)
- Last 5 years (6)
- Last 10 years (11)

#### Publication Type

#### Co-author

#### Journals and Conferences

#### Key Phrases

Learn More

Gates Expansion ABS Expansion Port Channel Portions Component Instances Breeze−Part Expansion Channel Connection & Name Expansion Expansion Implementation Description Real Gates Port Portions

m-of-n codes can be used for carrying data over selftimed on-chip interconnect links. Such codes can be chosen to have low redundancy, but the costs of encoding/decoding data is high. The key to enabling the cost-effective use of m-of-n codes is to find a suitable mapping of the binary data to the code. This paper presents a new method for selecting… (More)

- Padnamabhan Balasubramanian, David A. Edwards, William B. Toms
- VLSI Design
- 2012

A novel concept of logic redundancy insertion is presented that facilitates significant latency reduction in self-timed adder circuits. The proposed concept is universal in the sense that it can be extended to a variety of self-timed design methods. Redundant logic can be incorporated to generate efficient self-timed realizations of iterative logic… (More)

- Padnamabhan Balasubramanian, David A. Edwards, William B. Toms
- Journal of Circuits, Systems, and Computers
- 2013

- William B. Toms, David A. Edwards
- Proceedings of the ASP-DAC 2005. Asia and South…
- 2005

Speed-Independent synthesis of combinational logic datapath circuits using tools such as Petrify is often inefficient or infeasible because such circuits typically contain many concurrent inputs and independent outputs. This paper presents a practical method for generating arbitrary combinational logic circuits, using a sub-class of speed-independent… (More)

- William B. Toms, Doug A. Edwards
- ASYNC
- 2009

Self-timed circuits present an attractive solution to the problem of process variation. However, implementing selftimed combinational logic is complex and expensive. This paper presents a novel method for synthesising indicating implementations of arbitrary encoded function blocks. The synthesis method reduces the cost of the implementations by distributing… (More)

- William B. Toms, David A. Edwards
- ACSD
- 2010

- William B. Toms, David A. Edwards
- IET Computers & Digital Techniques
- 2011

- William B. Toms, David A. Edwards, Andrew Bardsley
- ASYNC
- 2006

Self-timed datapaths require their data to be encoded in a delay-insensitive manner. The dual-rail encoding is commonly used, but more complex codes offer the possibility of better energy efficiency or fewer wires-per-bit. However, these advantages are often negated by datapath manipulations within large systems that require code-groups to be split and… (More)

- William B. Toms
- 2003

Implementing combinational logic efficiently in QDI designs is hard, due to the need to acknowledge every transition, and naive approaches are often used. The paper demonstrates the problem of using Delay-Insensitive Minterm Synthesis on anything but the smallest designs.These problems can be overcome by employing techniques from MultiLevel Logic synthesis.… (More)