Learn More
R ecent studies of supercomputers show that the low processor utili-R zation rate displayed by conventional vector machines is mainly the result of traffic between the system memory and processors. Although small-grain architec-tures (such as systolic arrays and VLSI arrays in general) are designed to ease the memory-processor traffic, they suffer most in(More)
  • 1