Learn More
The design and implementation of a low-cost IEEE 802.11g super-heterodyne RF front-end CMOS transceiver IC is reported in this paper. Through the use of auto-tuning mechanism at both transmitting and receiving ends, this transceiver IC is able to reduce the phase mismatch to within one degree and gain mis-match to within 0.1dB. Implemented in a 0.25µm CMOS(More)
Background. The circadian clock is involved in drug metabolism, efficacy and toxicity. Drugs could in turn affect the biological clock as a mechanism of their actions. Zuotai is an essential component of many popular Tibetan medicines for sedation, tranquil and "detoxification," and is mainly composed of metacinnabar (β-HgS). The pharmacological and/or(More)
This paper describes 2×2 MIMO 802.11ac Stage 1 WiFi + BT combo SoC chip with integrated dual-band PAs, LNAs, T/R switches, as well as a power management unit. The measured RX sensitivity of OFDM54M is -77.5dBm/ -77dBm in 2.4GHz and 5GHz, respectively. With the proposed broadband TX architecture, a high output power of 17.5dBm for 802.11ac Stage 1(More)
2 This CMOS Transceiver IC exploits the superheterodyne architecture to implement a low-cost RF fiont-end with only 6.25mm2die area for IEEE 802.11 standard as well as the higher rate extension 802.1 Ib. The transceiver supports 3 modes of operation: Power save, PLL and transceiver modes. A transceiver block diagram is depicted in Figure 1. It is(More)
  • 1