- Full text PDF available (0)
- This year (0)
- Last 5 years (0)
- Last 10 years (2)
Journals and Conferences
In the paper structure functional multi-valued hardware model of digital device is offered; two-circuits structure functional multi-valued hardware model of digital device for multiple input patterns co-simulation and multiple increasing of performance transient analysis in sequential structures is proposed; automatic model of HDL-code transmission process… (More)
This paper offers approach to complex digital system testing based on hierarchy scaling during diagnosis experiment. Several models of testing are proposed. Main principles of testing system organization are given. Such approach allows significant reducing overall system testing and diagnostics time.
Hardware implementation of triadic fault-free simulation method HES-MV - hardware embedded simulation based on multi-valued alphabet is proposed. This method uses hardware gate and RTL models for large scale digital designs description. Structure solutions for logic elements models implementation are presented. Logic element has two bits for four values… (More)
The paper presents the architecture and implementation of lifting-based wavelet transform for 5/3 filter bank of JPEG2000 standard is presented. The architecture has regular data flow and low control complexity. RTL-level hardware description language model was designed. Device speed analysis for different chip series of Xilinx FPGA was realized.