Learn More
In this paper, multi-mode data-retention power gating (P.G.) techniques are presented for embedded memories. These data retention power gating techniques are applied to embedded SRAM with distributed column and row co-controlled capabilities .The SRAM array is divided into blocks. Each block has a dedicated data-retention power gating device. The(More)
  • 1