Tsutomu Itoh

We don’t have enough information about this author to calculate their statistics. If you think this is an error let us know.
Learn More
Timing-and constraint-oriented placement procedures are proposed to reduce design time and cost. These goals are (1) optimizing the intra and inter LSI delays, (2) observance of several electrical constraints such as simultaneous switching, and (3) high precision and high speed delay calculation. Hierarchical pin assignment, timing-driven placement, and(More)
  • 1