Tsung-Tang Lin

  • Citations Per Year
Learn More
Clock skew minimization is an important topic in the design of synchronous sequential circuit. As the process technology scaling, the effect of process/voltage/temperature (PVT) variations on clock skew has become a serious concern. It is known that, during the post-silicon stage, adjustable delay buffers (ADBs) can be utilized to eliminate the clock skew.(More)
Watermarking has been recognized as a useful technique for intellectual property (IP) protection. Previous works proposed a low-cost watermarked architecture, which tries to make use of the "temporally free" output ports to give the watermarking computation results. However, the impact of register binding (in the high-level synthesis stage) on this low-cost(More)
  • 1