Toshiyuki Sakamoto

Learn More
We present a hardware synthesis system that accepts system-level specications in both Verilog HDL and C. A synchronous semantics is assumed for both languages in order to guarantee a uniform underlying model. The rationale for mixed input specications is to support hardware/software c o-design by allowing the migration to hardware of system modules(More)
  • 1