Tomoyuki Sugiyama

Learn More
— In this paper, we present a practical processor co-simulation framework for not only RTL simulation but also gate/transistor level simulation, and even chip evaluation with an LSI tester. Our framework includes an off-chip system call emula-tion mechanism, which handles system calls to evaluate and verify the processor design with general benchmark(More)
  • 1